Barnes Jewish Hospital Diabetes Center 4921 Parkview Pl STE 13B, Saint Louis, MO 63110 3147477300 (phone), 3147477065 (fax)
Education:
Medical School Washington University School of Medicine Graduated: 1985
Procedures:
Nutrition Therapy Vaccine Administration
Conditions:
Diabetes Mellitus (DM) Diabetic Peripheral Neuropathy Anemia Benign Thyroid Diseases Calculus of the Urinary System
Languages:
English Spanish
Description:
Dr. Tobin graduated from the Washington University School of Medicine in 1985. He works in Saint Louis, MO and specializes in Endocrinology, Diabetes & Metabolism and Diabetes. Dr. Tobin is affiliated with Barnes Jewish Hospital.
Joseph P. Coyle - Leominster MA Garry M. Tobin - Atkinson NH
Assignee:
Sun Microsystems, Inc. - Palo Alto CA
International Classification:
G06F 1100
US Classification:
714715, 714745
Abstract:
A HASS testing system provides for testing and tuning of a bus system of an electronic device having a bus interface coupled with a bus characterized by a number of parameters. The HASS testing system includes a mechanism embedded in the device for injecting a set of stimulus patterns on the bus; a mechanism embedded in the device for collecting information regarding operation of the electronic device corresponding to the stimulus patterns, including information identifying any error resulting from the set of stimulus patterns; a mechanism for comparing the collected information with corresponding information collected during baseline testing; a mechanism for determining, from the comparing step, whether the device is operating within a predetermined set of operating specifications; and a mechanism embedded in the device for adjusting values of one or more of the parameters by varying one or more electronic characteristics of the bus interface in response to a set of digital control signals to obtain a set of operating and signaling parameters of the bus interface that is cause the device to operate within the predetermined set of specifications.
Method And Apparatus For Extracting First Failure And Attendant Operating Information From Computer System Devices
Garry M. Tobin - Atkinson NH Joseph P. Coyle - Leominster MA Peter Nixon - Londonderry NH
Assignee:
Sun Microsystems, Inc. - Santa Clara CA
International Classification:
G06F 1100
US Classification:
714 19, 711112
Abstract:
Information regarding the operating conditions of a computer system is stored in a storage which is dedicated to a failure management system. The storage is updated with the current operating conditions either periodically or upon the occurrence of predetermined events. When a first failure identification mechanism identifies a failure in the computer system, a capture mechanism interrupts the updating of the storage leaving information regarding operating conditions which contributed to the failure in the storage. This latter information can then be read out to aid in diagnosis of the failure. Since the operating condition information is stored in a dedicated storage, the information is not modified by events that take place after the failure is identified. In accordance with one embodiment, the computer system ordinarily holds state and other operating information in a set of storage devices, such as, for example, state registers. The dedicated storage device can be a shadow register or other shadow storage device for holding a separate dedicated copy of at least a portion of the operating information so that it is readily available in case a failure is detected.
Method And Apparatus For Bus Parameter Optimization Using Probes Of System Configurations
Joseph P. Coyle - Leominster MA Garry M. Tobin - Atkinson NH
Assignee:
Sun Microsystems, Inc. - Santa Clara CA
International Classification:
G06F 1100
US Classification:
714 43, 710 15
Abstract:
A bus tuning system is provided for determining the configuration of an electronic device and for testing and tuning a bus system of the electronic device specifically for its configuration, the bus system including a bus interface coupled with a bus characterized by a number of parameters. The system has a mechanism for determining the configuration of the electronic device; a mechanism for injecting a set of stimulus patterns on the bus; a mechanism for collecting information regarding operation of the electronic device corresponding to the stimulus patterns, including information identifying any error resulting from the set of stimulus patterns; a mechanism for comparing the collected information with information corresponding to the configuration of the electronic device; a mechanism for determining, responsive to the comparing mechanism, whether the electronic device is operating within a predetermined set of operating specifications; and a mechanism for adjusting values of one or more of the parameters by varying one or more electronic characteristics of the bus interface in response to a set of digital control signals to obtain a set of operating and signaling parameters of the bus interface that cause the electronic device to operate within the predetermined set of specifications.
Method And Apparatus For Programmable Adjustment Of Computer System Bus Parameters
Garry M. Tobin - Atkinson NH Joseph P. Coyle - Leominster MA
Assignee:
Sun Microsystems, Inc. - Santa Clara CA
International Classification:
H03K 190175
US Classification:
710305, 326 86
Abstract:
A system for programmatically adjusting electrical characteristics of a bus interface so as to modify bus operating and signaling parameters employs a control module or mechanism, responsive to a digital signal, for setting the characteristics value. The electrical characteristic can be a voltage determinative, for example, of any of the following bus operating and signaling parameters: driver output rise time, driver output fall time, driver voltage limits, driver propagation time, receiver threshold voltage levels, or termination resistance. The digital signal can be generated, for example, by a computer-executable program, a controller, or other such device, that applies the digital signal to the control mechanism, for example, via a JTAG interface/controller.
Method And Apparatus For Operational Envelope Testing Of Busses To Identify Halt Limits
Joseph P. Coyle - Leominster MA Garry M. Tobin - Atkinson NH
Assignee:
Sun Microsystems, Inc. - Palo Alto CA
International Classification:
G06F 1100
US Classification:
714 43, 714 32
Abstract:
A test system for testing communications over a bus connecting electronic devices, e. g. , components of a computer system is preferably embedded in the devices themselves rather than in apparatus external to them, and is responsive to digital control signals, e. g. , conforming to JTAG, for scanning test data into and out of the devices. The test system has a stress injection module for injecting a set of stimulus patterns on the bus; an error identification module for identifying an error resulting from the set of stimulus patterns; a bus tuning module for adjusting one or more bus operating and signaling parameters so that testing can be performed at one or more of a number of different sets of operating and signaling parameters; a programmable control module for controlling the bus tuning module; and a presentation module for presenting a plurality of results of the testing.
Method And Apparatus For Inducing Bus Saturation During Operational Testing Of Busses Using A Pattern Generator
Joseph P. Coyle - Leominster MA Garry M. Tobin - Atkinson NH
Assignee:
Sun Microsystems, Inc. - Santa Clara CA
International Classification:
G06F 1100
US Classification:
714715, 714738
Abstract:
Bus testing logic is built into some of the devices connected to the bus to enable these devices to perform diagnostic testing of the bus. Under control of the test logic, the devices drive the bus with output voltages corresponding to a predetermined test bit pattern that is selected to cause the bus to reach a target bus utilization level. The bus signals produced by the devices propagate along the bus and are received by other devices. The received bus signals are resolved into a received bit pattern. The received bit pattern is compared with the test bit pattern used to generate the bus signals in order to detect discrepancies. In one embodiment, the devices can operate in a first mode by driving the bus in accordance with performing normal functions or in a second mode by performing diagnostic testing on the bus by driving the bus in accordance with the test bit pattern. Test patterns can be interleaved with normal bus signals. Alternatively, the test logic in the devices can arbitrate with the normal circuitry to assume control of the bus for testing purposes.
Quentin J. Lewis - Litchfield NH Garry M. Tobin - Atkinson NH Kenneth Mark Leigh - Lowell MA Arthur H. Cianelli - Methuen MA
Assignee:
Sun Microsystems, Inc. - Mountain View CA
International Classification:
F24F 700
US Classification:
236 493
Abstract:
A system and method for preventing a computer system from overheating when a processor or software controlling the processor which controls the cooling system fails. The apparatus utilizes a watchdog timer which receives periodic signals confirming proper operation of the processor. When these status signals are not received, the watchdog timer transmits signals causing the cooling system that prevents overheating of the computer system.
Method And Apparatus For Programmable Adjustment Of Bus Driver Propagation Times
Garry M. Tobin - Atkinson NH Joseph P. Coyle - Leominster MA
Assignee:
Sun Microsystems, Inc. - Palo Alto CA
International Classification:
H03K 100 H03H 1126
US Classification:
327108
Abstract:
A bus driver introduces a propagation delay of programmable duration prior to transmission of data over a bus. The bus driver has an input stage for acquiring data for transmission over a bus and an output stage having a driver circuit for transmitting data received from the input stage over the bus. The input stage has a first storage element for storing the data for a first period of time responsive to a first clock signal; and a second storage element for storing the data received from the first storage element for a second period of time whose duration is responsive to a second clock signal. The bus driver also has a programmable delay module coupled with the second storage element for regulating the second clock signal in response to a programmable digital signal and thereby regulating duration of the second period of time. The digital signal can be generated, for example, by a computer-executable program, a controller, or other such device, that applies the digital signal, for example, via a JTAG interface/controller.